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In this article, we report on the physical and electrical nature of Ge/SiC heterojunction layers that have been
formed by MBE deposition. Using X-ray diffraction, atomic force microscopy and helium ion microscopy,
we perform a thorough analysis of how MBE growth conditions affect the Ge layers. We observe the layers
developing from independent islands at thicknesses of 100 nm to flat surfaces at 300 nm. The crystallinity and
surface quality of the layer is shown to be affected by the deposition parameters and, using a high temperature
deposition and a light dopant species, the layers produced have large polycrystals and hence a low resistance.
The p-type and n-type layers, 300 nm thick are formed into Ge/SiC heterojunction mesa diodes and these are
characterised electrically. The polycrystalline diodes display near ideal diode characteristics (n < 1.05), low on
resistance and good reverse characteristics. Current-voltage measurements at varying temperature prove that
all the layers have two-dimensional fluctuations in the Schottky barrier height (SBH) due to inhomogeneities
at the heterojunction interface. Capacitance-voltage analysis and the SBH size extracted from I-V analysis
suggest strongly that interface states are present at the surface causing Fermi-level pinning throughout the
bands. A simple model is used to quantify the concentration of interface states at the surface.
I. INTRODUCTION
Silicon carbide (SiC) is a wide bandgap semiconduc-
tor that is a leading candidate to supercede Si in the
power electronics market due to its superior physical
properties. Twenty years of material development has
seen many of the processing techniques mature and the
quality of the substrates significantly improve, such that
the substrates supplied today achieve a low defect den-
sity suitable for electronic devices. As far as devices are
concerned, commercial Schottky Barrier diodes are now
available1. However, metal-oxide-semiconductor field-
effect transistor (MOSFET) devices are being held back
by the lack of a reliable SiC-oxide solution. SiO2 is com-
monly used as the gate oxide for SiC because, being the
native oxide of SiC, it can easily be formed by oxidising
the SiC surface. However, the build up of carbon2,3 at
the interface leads to a high density of interface traps
causing a very low channel mobility4.
A solution to finding a carbon-free interface was pro-
posed whereby the SiO2 is formed on the surface of
a SiC/Si heterojunction, thus removing any carbon
clusters5,6. A SiO2/Si/SiC MOSFET would benefit from
a carbon free SiO2/Si interface which would therefore
have minimal scattering events in the MOS channel7.
With SiC making up the blocking region of the device, it
would maintain superb blocking capabilities8. We have
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previously reported on the physical nature of the Si/SiC
heterojunction interface which behaves like a Schottky
Barrier diode; the Si having been formed by Molec-
ular Beam Epitaxy (MBE)9,10 and by Wafer Bonding
(WB)11.
More recently, we have reported on Ge/SiC
heterojunctions12,13 due to the materials even higher
mobility (especially in p-type where the hole mobility is 5
times that of Si and 21 times that of SiC) and the devel-
opment of very good Ge/High-K dielectric interfaces14.
With the Ge having been deposited via MBE and given
ohmic front and back contacts, Schottky-like behaviour
was demonstrated with the structures displaying a
turn-on voltage of only 0.3 V and an ideality factor less
than 1.1. However, the thin 100 nm layers of Ge used
grew in distinct islands resulting in a patch contact
with resistive forward characteristics, an unacceptable
situation were these structures to be used as a MOS
channel.
In this paper, we will demonstrate the feasibility of
MBE Ge/SiC heterojunction structures by physically
and electrically characterising a new generation of the
heterojunctions, with thicker 300 nm Ge layers heavily
doped p-type and n-type. Using atomic force microscopy
(AFM), helium ion microscopy (HIM), and X-ray diffrac-
tion (XRD), the physical analysis will concentrate on how
the mismatched materials form during MBE growth, and
how the variables of dopant type, layer thickness and de-
position temperature, play a part in the formation of the
layer.
In the electrical analysis, the current-voltage (I-V) re-
2sults from the layers are compared after circular trans-
mission line measurement (CTLM) structures are used to
compare the resistivity of the Ge layers. The Schottky-
like characteristics of the diodes are analysed over a range
of temperatures (−50oC to 175oC) in order to charac-
terise the inhomogeneous nature of the interface, as orig-
inally described for the metal-semiconductor (M-S) inter-
face by the Tung model15–17. C-V analysis suggests that
interface states are present at the SiC surface. Hence,
in the final part of this paper, a simple model is used to
understand the nature of these states and their impact
on the Fermi-level pinning of the SBH.
II. EXPERIMENTAL DETAILS
An n-type (0001) Si face, 4o off axis, 4H-SiC wafer,
purchased from Cree Inc with a 10 µm, lightly n-type
doped (1.4× 1015cm−3) epitaxial layer, was used in this
work. This was diced into 10 × 10 mm samples before
germanium films were deposited using V100S MBE sys-
tem. Prior to deposition, the wafer was cleaned using
a RCA2 clean18 (H2O:HCl:H2O2, 5:1:1) followed by a
hydrofluoric acid dip to remove any oxide formed dur-
ing the RCA2 process. This cleaning process has been
demonstrated10 to be of high quality, providing mini-
mal reverse leakage current. This was followed by a
high temperature bake within the MBE system to des-
orb any remaining oxide and other contaminants. Lay-
ers of highly doped germanium, both n-type and p-
type (ND,Ge, NA,Ge = 5 × 1019cm−3), 300 nm in thick-
ness, were deposited onto the SiC substrates at a rate
of 0.1 A˚s−1 with antimony and boron as the dopants.
Growth temperatures of 200oC and 500oC were used
for each doping type to form amorphous and polycrys-
talline layers respectively, and 600 nm of Ni was sputtered
onto all the Ge surfaces (Ni has been shown19 to form
a low-resistance ohmic contact to Ge on a gallium ar-
senide substrate). The resulting layer was then patterned
and etched into circular transmission line measurement
(CTLM) structures and dots 200 µm and 400 µm in di-
ameter. The dots were then formed into mesa diode
structures by etching the remaining Ge, whilst the CTLM
structures were protected from this step. Similarly, back
contacts with CTLM structures were formed by sputter-
ing Ni onto the back SiC surfaces where the doping is
higher (1 × 1018cm−3). The structures were further an-
nealed at 300oC in nitrogen ambient for 5 minutes.
Capacitance-Voltage (C-V) measurements were taken
at room temperature using an Agilent Technologies
B1500A Semiconductor Device Analyzer connected to
a Materials Development Corporation 802-200 mercury
probe. The same parameter analyzer was employed to
carry out the CTLMmeasurements. The diodes were also
subject to I-V analysis at varying temperature (IVT),
from -50oC to 175oC (225-450 K) at 25oC intervals. With
the diodes placed in a Tenney environmental chamber,
wire bonding directly to the nickel dots allowed heat
proof wires to be run out to the Agilent Semiconduc-
tor Device Analyzer, which recorded the results. The
temperature was controlled and monitored in the cham-
ber by a Watlow Series 942 temperature controller, and
verified using a Fluke 52 II Thermometer.
III. RESULTS AND DISCUSSION
A. Physical Analysis
For fabricating a heterojunction MOS device, the ideal
Ge layer would be entirely crystalline with an atomically
flat surface, a state which we cannot achieve due to the
large lattice mismatch between the Ge and SiC (45%),
that prevents the required layer by layer growth mode.
Therefore the layers formed are polycrystalline, though
the size and quantity of the polycrystals is dependent
on the growth conditions. When performing epitaxial
growth via MBE, there are many variables that have an
influence on the quality of the finished layers. Here we
will explore the effect of varying layer thickness, deposi-
tion temperature and dopant type. The benchmark layer
for these tests is the n-type layer grown to a thickness of
300 nm at 500oC. Against this standard layer, the signifi-
cance of each MBE variable can be understood. Starting
with layer thickness, we can build a clear picture of how
the lattice-mismatched epitaxial layers form.
Figure 1 shows the AFM images of the Ge layers,
formed epitaxially on SiC. The AFM micrographs show
the surface quality on a reasonably large scale (25 ×
25 µm). The surface roughness values (Rq) over this area
for all the 300 nm heterojunction layers are summarised
in Table I.
The thinnest heterojunction layer is shown in Figure
1b, where the layer was grown at high temperature to
a thickness of only 100 nm. We previously carried out
a full analysis on this layer12, citing the Stranski Kras-
tanov growth mode as the reason why the large islands
form, with gaps almost down to the SiC between them.
By comparing this image with Figure 1a, we can see that
there is substantial improvement in the layer quality as
it gets thicker. The islands have grown to the point
where they have merged, with increasing Ge deposition
filling in the gaps between the islands. To achieve a good
Ge/oxide interface, the surface of the Ge would need to
be as smooth as possible. With a surface roughness of
only 6.7 nm the polycrystalline layer could easily be pol-
ished to a flat from here.
Figure 1c shows an n-type 300 nm layer that has been
grown at only 200oC, compared to the rest that have been
grown at 500oC. A trade off exists in selecting deposition
temperature, as we first reported for 100 nm layers12.
The raised deposition temperatures give polycrystalline
layers, with low resistance but poor surface morphology,
forming good contacts. Lower deposition temperatures
give amorphous structures, which come close to achiev-
ing flat surfaces, but with poor contact resistance. Here,
3FIG. 1. AFM micrographs of the Ge/SiC layers, a study
whereby a single MBE growth variable has been changed
from the benchmark in each case. a) is the benchmark layer,
300 nm of n-type Ge grown at 500oC. b) is 100 nm of n-type
Ge grown at 500oC. c) is 300 nm of n-type Ge grown at 200oC.
d) is 300 nm of p-type Ge grown at 500oC.
in the micrograph of the 300 nm, low temperature de-
position, SiC polishing marks may be seen despite the
deposition of the Ge layer. This suggests a very uni-
form deposition that has done little to alter the SiC’s
original surface roughness of approximately 2 nm. The
surface roughness value taken from this micrograph was
2.1 nm. By contrast, Fig. 1a is the micrograph of the
n-type higher temperature deposition that displays only
faint evidence of the scratches beneath, with a roughness
of 6.7 nm and the bumpy looking surface indicative of
polycrystalline deposition.
To appreciate the deposition temperature contrast at
a sub-micron resolution, HIM was employed20. Fig. 2a
and 2b show the surface features of the n-type layers
at 500 nm and 1 µm fields of view respectively. Again,
the contrast between the surface roughnesses is visible,
though at this magnification the difference in individual
crystal size also becomes apparent. The amorphous layer
of Figure 2a shows some order with approximately 20 nm
‘dimples’ occurring on the surface, suggesting very small
poly-crystals. Much clearer are the larger poly-crystals
of the higher temperature deposition, with crystal grains
appearing on the surface up to 200 nm in size.
Finally a comparison of dopant type has lead to an in-
teresting physical attribute encountered in these layers.
FIG. 2. a) and b) are respectively helium ion microscope
(HIM) images of the low- and high temperature depositions,
both being n-type and 300 nm thick.
Figure 1d shows the boron doped, p-type layer. Visual in-
spection alone identifies that the poly-crystal size in this
layer is larger than in the antimony doped, n-type layer
of Figure 1a. The polycrystals of the p-type layer are ap-
proximately 500 nm in size, with the surface roughness
of this layer up at 30 nm, all of which suggest a greater
crystallinity in these layers. To confirm this layers of
both dopants grown at both high- and low-deposition
temperatures were analysed via X-ray diffraction (XRD)
to verify their crystallinity.
The results of the XRD analysis analysis may be seen
in Figure 3. SiC is evident in all the samples, however,
the cubic Ge content is sample specific. All the Ge lay-
ers deposited at high temperature have evidence of poly-
crystallinity, with five different cubic Ge crystal orienta-
tions appearing. The low temperature depositions show
little evidence of crystallinity, the n-type layers having
no crystalline peaks at all, the p-type layers having some
smaller peaks notably in the (220) and (311) orientations,
though much reduced compared to the higher tempera-
ture depositions.
What is evident from Figure 3, is that the p-type lay-
ers have X-ray intensities greater than the n-type layers,
supporting the notion of greater crystallinity. We pre-
dict that the reason for this is due to the relative size of
the dopant atoms, with boron, the p-type dopant, being
much lighter and smaller than Ge, making the incorpo-
ration of the Boron into the lattice easy, with minimal
stress being added to the layers. Antimony, on the other
hand, is much bigger and heavier than Ge, adding stress
to the Ge polycrystals. This causes a greater concentra-
tion of dislocations to propagate as it is growing, limiting
the size of the crystals that can grow.
We can summarise this section by returning to the
physical qualities of our ideal layer, which should be crys-
talline and atomically flat. With this in mind we can im-
mediately rule out the 100 nm layer as this is too rough
to polish, and no good contact could be made. As we
will see evidence of in the next Section, the low tem-
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FIG. 3. XRD θ − 2θ scans of the MBE Ge layers deposited
on 4H-SiC.
perature layers, though very flat, suffer greatly due to
the substantial quantity of grain boundaries an electron
must cross. Hence we are left with the p-type and n-type
layers, neither of which are atomically flat, though some-
thing approaching this could be achieved by growing the
layer too thick and having it polished back to the desired
thickness. In this case, the bigger the polycrystals, the
better, and this is achieved by using the lightest dopants,
which in n-type might be nitrogen or phosphorous. The
absolute choice of p-type or n-type should make no dif-
ference to the physical properties of the layer.
B. Electrical Analysis
The heterojunction layers were made into mesa Schot-
tky diodes by forming ohmic contacts on the SiC and Ge
out of Ni. In this section the many rectifying properties
of the heterojunction interfaces will be investigated with
I-V analysis, extracting parameters including ideality fac-
tors, Schottky barrier heights and breakdown voltage.
I-V analysis at varying temperature proves the inhomo-
geneous nature of the heterojunction and C-V analysis is
used to verify the presence of surface states at the inter-
face. First, however, the CTLM structures were used to
verify the ohmicity of the front and back contacts.
CTLM Analysis
Verifying the ohmicity of the metal-semiconductor in-
terfaces can confirm that all the rectifying action within
the devices happen at the Ge/SiC interface. The CTLM
technique measures the resistances associated with cur-
rent passing from one metal contact into a semiconduc-
tor and back into another contact. The contact resistiv-
FIG. 4. Top: The layout of the Ni/Ge/SiC mesa diodes and
CTLM Structures. Bottom: The contact resistivity and sheet
resistances of the four Ni/Ge layers as extracted using CTLM
structures.
ity (ρc) of the M-S interfaces is used here primarily as
an indicator of ohmicity, because if this was a rectify-
ing interface, this value would be exceedingly large due
to the reverse bias of one of the two Schottky M-S con-
tacts. The sheet resistance (Rsh) of the semiconductor
layer between the M-S contacts is also extracted via the
CTLM technique. Both values are extracted from I-V
measurements taken from each of the CTLM structures.
The details for extracting these figures have previously
been explained13,21,22.
The Ni-SiC back contacts are ohmic with a contact
resistivity of the order of 1×10−3 Ωcm2. The contact and
sheet resistance of all the Ni-Ge front contacts considered
here are displayed in Table I and shown graphically in
Fig. 4. The results divide along crystallinity lines with
the polycrystalline layers forming the interfaces with the
lowest resistance. The sheet resistance of the p-type layer
is over 25 times less than that of the n-type layer. We
suggest that this is due to the greater incorporation of
the dopant within the lattice and the greater crystal size,
which facilitates less grain boundaries.
The front and back contact resistivities presented here
are reasonably high, contributing to the Ron,sp. The
large values are due to the relatively low temperature
anneal carried out. A higher temperature anneal23
(900-1000oC) could reduce the contact resistivity of the
Ni/SiC interface to a value as low as 1 × 10−6 Ωcm2.
However, a higher temperature anneal would affect the
physical characteristics of the Ge layers, reducing the ef-
fects of the MBE deposition temperature, which we are
here trying to observe.
Proving that the Ni/Ge and Ni/SiC contacts are ohmic
facilitates the presumption that all the rectifying action
takes place at Ge/SiC boundary. The heterojunction
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FIG. 5. The logarithmic and linear (inset) current-voltage
curves taken at 25oC.
diodes being unipolar (as we will see from I-V analysis),
this means that the conduction band offset at the inter-
face between the Ge and SiC determines the rectifying
properties of the devices. This is referred to throughout
this paper as the SBH, a term usually used to describe
the barrier at a M-S interface. This is because the de-
generacy of the Ge allows us to presume that it acts like
a metal, with minimal band bending.
I-V Analysis
Typical current-voltage (I-V) results, taken from the
Ge/SiC heterojunction diodes at 25oC, are shown in Fig.
5. From this data the ideality factors and Schottky bar-
rier heights have been extracted using the techniques de-
scribed elsewhere21, and summarised in Table I. All the
heterojunction diodes approach perfect ideality factors
(n), 1.1 being the highest value, with both the poly-
crystalline diodes having values under 1.05. The barrier
heights (ΦB) were all between 1.05 and 1.15 eV, whilst in
separate tests, the breakdown voltage (VB) of the poly-
crystalline diodes were over 300 V , with this expected
to vastly improve with the addition of passivation and
proper junction termination. The specific on-resistance
(Ron,sp) of the polycrystalline diodes, found using Che-
ung’s method24, was below 20 mΩ − cm2, whilst the
amorphous n-type layer was up at 67 mΩ − cm2. With
the resistivity of the thick SiC bulk (8mΩ−cm2) and the
back contact a constant value for all the samples here, it
is the contributions from the Ge bulk and the Ni/Ge and
Ge/SiC interfaces that separate the specific on-resistance
values. The differing values of ρc and Rsh found previ-
ously are indicative of the differing contributions from
the amorphous and polycrystalline Ge layers.
Fig. 5, displays the strongest argument for opting for
the polycrystalline layers formed from the higher deposi-
tion temperature of 500oC. The amorphous layers have a
much larger specific on-resistance due to the large num-
ber of grain boundaries that slow the progress of an elec-
tron through the material. A better solution for overcom-
ing the surface roughness seems to lie in post deposition
polishing, such as has been carried out on SiC surfaces25.
In comparing the dopant types, what is most interest-
ing about the differing dopant types is the lack of dif-
ferences between the two. They both turn on at the
same time, in a distinctly unipolar, Schottky manor.
The unipolar action in the p-type devices can be at-
tributed to a high barrier to holes, similar to that re-
ported in Si/SiC heterojunction devices6,8. Other fac-
tors that could affect the bipolar action include inter-
face/bulk traps, which act as recombination centres, or
the poor activation/incorporation of the dopants within
the Ge polycrystals. Assuming a barrier to electrons of
1.1 eV, a Ge bandgap of 0.66 eV and a SiC bandgap of
3.26 eV, the hole barrier should be approximately 1.5 eV.
The fact that all the devices turn on at the same time
can be attributed to the very similar SBHs of all the
devices. However, given the opposite extremes of dop-
ing, one might expect differing SBHs due to the band
bending required to align the Fermi levels. The fact that
this doesn’t happen may suggest that Fermi level pinning
is occurring, something we shall investigate in the C-V
analysis and the final section.
Further to the basic I-V measurements at room tem-
perature, I-V tests were conducted at varying tempera-
ture (IVT) ranging from −50oC to 175oC. The purpose
of these tests was to assess the homogeneity of the het-
erojunction interface, and extract accurate SBH values,
free from the errors that inhomogeneities often introduce
into the traditional Richardson plots. The original theory
in this field15–17 introduced the idea that a two dimen-
sional variation of the SBH exists at a M-S interface and
that this affects the extraction of the Richardson constant
and the SBH. Further work26 modelled the current as it
passed over the interface and found that the IVT curves
could be simulated using a lower effective SBH value and
an area 1-2% that of the actual area. This suggests that
at an inhomogeneous layer, the current will pass predom-
inantly over those barriers at the low end of the lateral
SBH distribution in order to seek the path of least resis-
tance. This explains the difference between C-V and I-V
analysis of the SBH, where the first technique averages
all the SBH values and the second measures the actual
flow of the current over the lower barriers. It also ex-
plains why the Richardson plot is inaccurate, as they use
the traditional device area rather than this smaller effec-
tive area. We have elsewhere13, expanded further on this
work, relating it to the heterojunction interface, using a
model to fit the thermionic emission equation to the IVT
data using effective SBHs and areas.
Using this method, we have proven that all the Ge/SiC
interfaces are inhomogeneous, with the effective SBH
(Φeff ) and effective area (Aeff ) values summarised in
Table I. The current through the polycrystalline Ge lay-
6TABLE I. Properties of the Ge/SiC heterojunction diodes.
The diode names refer to the doping type (n or p) and the
deposition temperature (200 oC or 500 oC).
Diode n200 n500 p200 p500
Rq (nm) 2.1 6.7 3.5 30
ρc
(
Ω− cm2) 2.8 4.93e-4 5.8 1.37e-3
Rsh (Ω/¤) 2.1M 1262 1.8M 48.8
n 1.103 1.039 1.071 1.047
ΦB (eV) 1.085 1.094 1.119 1.127
Ron,sp
(
mΩ− cm2) 66.9 11.6 19.2 18.5
VB (V) 200 300 250 300
Φeff (eV) - 1.033 1.012 1.028
Aeff - 3% 1.5% 3%
ers were both modelled using a SBH of around 1.03 eV
over an effective area 3% that of the actual size.
C-V Analysis
The degeneracy of the Ge layer allows many parallels
to be drawn between the extensive research carried out on
M-S junctions27 and these heterojunction diodes. Sim-
ilar to a M-S interface, the space charge region can be
presumed to be entirely on the lower-doped SiC side due
to the huge doping differential. This allows us to apply
to this work the theory of C-V analysis, another method
used to verify the SBH, whilst it is also used to verify the
bulk doping level, in this case that of the SiC.
The original theory of the technique21,28 states that,
for an abrupt junction, a linear relationship will exist
between an applied voltage (VA) and the inverse square
of the capacitance
(
C−2
)
, such that,
dC−2
d (Vbi − VA − β) =
2
KSε0A2ND
, (1)
where Vbi is the built-in potential, β the thermal voltage,
KS the dielectric constant, ε0 the permittivity of free
space, A the area of the device and ND the doping of the
SiC epitaxial layer. Thus, a C−2−V plot could be used to
extract ND and Vbi by analysing the gradient and the x-
intercept. Fig. 6 shows the C−2−V plot as taken for the
polycrystalline n-type layer, and this is typical of all the
layers reported here. A linear fit to this data has been
plotted to satisfy Eq. 1, resulting in an estimated Vbi
of over 2 eV. This appears to be grossly over estimated
when compared to the Vbi of 0.855 eV, which is what the
SBH extracted from I-V analysis equates to.
The reason for the failure of this method is down to
the presence of interface traps at the heterojunction in-
terface, as originally discussed for M-S interfaces27,29, but
also fairly applied here. Eq. 1 is derived from a situation
where all the charge contributing to the capacitance at
an interface comes from the space charge region (QSC)
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FIG. 6. A 1/C2 − V plot for a polycrystalline n-type layer,
with linear and quadratic fits to the experimental data.
alone. Interface charges (QGS) at the surface were not
included in this model, leading to a situation where Eq.
1 only holds true under homogeneous and intrinsic con-
ditions.
The accuracy of the linear fit to the experimental data
can be brought into question by visual inspection alone.
However, using the residual sum of squares (RSS) as an
indicator of the best fit, a third order polynomial was
found to produce the tightest fit to the data, which can
also be seen in Fig. 6. The Vbi extracted from this
method is much closer to the SBH provided by the I-V
analysis, however, Vbi is largely dependent on the fre-
quency of the C-V measurement varying from 0.978 eV
at 1 kHz to 1.175 eV at 100 kHz. The doping can only
be estimated with tangents to this curve, a situation that
produces doping levels ranging from 3.2×1015 cm−2, clos-
est to x-axis, to 1.0× 1016 cm−2 nearest the y-axis. The
doping of the SiC epitaxial layer was stated by the manu-
facturer as being 1.4×1015 cm−2, and this was confirmed
using majority carrier density profiles21.
Models attempting to include interface charges, QGS ,
into metal-semiconductor C-V analysis are non-trivial.
They can have unique solutions depending on whether
or not the metal and/or the semiconductor contribute
charge to the interface, and whether or not the charge on
either side of the interface can follow the AC signal, and
any combination of the above29. This is further compli-
cated by the knowledge that these models presume that
some interfacial layer has formed between the metal and
the semiconductor due to processing defects. The validity
of such a model has been brought in to question27, due to
the reliance of this model on the original Schottky-Mott
equation when the materials come in direct contact.
Suffice to say, it is summed up well27 by saying that
the capacitance method cannot be used to deduce the
SBH in the presence of interface states. However, the C-
V analysis is very useful as it proves that interface states
are prominent at the heterojunction interface.
7C. Fermi Level Pinning
Fermi level pinning is another subject that has at-
tracted much research in the determination of M-S SBH
behaviour27,30–32, and we suggest that the same tech-
niques may be applied to the degenerate Ge/SiC inter-
face. Pinning is attributed to a large density of surface
traps present in the materials and the non-linear nature
of the C-V data has suggested that they are present in
the heterojunction devices. A method that quantifies the
density of traps at a M-S Schottky barrier interface33
uses C-V analysis at varying frequency. However, this
model relies on the presumption that the materials are
separated by a thin interfacial layer, with little provision
for its absence, as in the fixed separation model criticised
elsewhere27. Regardless of the validity of this method, we
will here equate the measured band offsets of our hetero-
junction layers with the density of surface states without
including an interfacial layer.
Evidence of Fermi level pinning originated in the I-V
analysis of the heterojunction diodes. The turn on volt-
ages and the extracted SBH values of all the heterojunc-
tion interfaces were very similar regardless of doping type
suggesting that the influence of the dopants was minimal
on the formation of the barriers. Another peculiarity is
the absolute size of the SBH. All the heterojunctions had
a SBH of approximately 1.1 eV. This value is clearly too
large to support a theory based on the classic Schottky-
Mott principal34,35, which states that the vacuum levels
will align, leaving the electron affinities to dictate the
offset. With n-type doping in both semiconductors, and
nearly equal electron affinities, the Ge-SiC offset would
be closer to 0.2-0.3 eV under this principal. Hence, we
will investigate the idea that the Fermi level has been
pinned at the surface of the SiC.
The surface of a semiconductor can be seen as an
abrupt end to a uniform crystal lattice structure, giving
way to the atmosphere or another material, be it insulat-
ing or conducting. As such, electronic states unique to
the semiconductor surface exist, which have no equiva-
lent within the bulk. These surface states exist in the
bandgap of the semiconductor and here they will be
treated as uniform across the entire bandgap surface. It
is these surface states that pin the Fermi level in main-
taining charge neutrality.
Charge neutrality occurs when the conduction band is
devoid of charge and the valence band filled. Any state
(be it interfacial, surface or defect) that exists within the
bandgap will add to the overall charge by being there.30
By occupying a state in the bandgap close to the valence
band, a very small negative charge is added. If it is not
filled it contributes a large positive charge. The opposite
is true near the conduction band. The charge neutrality
level (ECNL), an intrinsic property of the semiconductor
in question, indicates the point at which the influence on
that charge from valence and conduction bands is equal,
where occupation of the state would contribute the same
negative charge as positive charge from it being empty.
FIG. 7. The band diagram of a semiconductor experiencing
Fermi level pinning due to the existence of surface states.
At 0 K, the Fermi level will indicate the point within
the bandgap where filled surface states give way to empty
ones. If this does not coincide with ECNL then a net
charge will exist at the semiconductor surface. If the
Fermi level is closer to the conduction band than ECNL
then there will be an excess of electrons and a negative
net charge; this is the case in Fig. 7. If the Fermi level
is closer to the valence band then a net positive charge
will exist. This net charge (QGS) can be defined as,
QGS = qDGS
(
Φ0B,n + φCNL − EG
)
(2)
where q is the electronic charge, DGS is the density of
surface states, Φ0B,n is the energy difference between
the Fermi and conduction bands at the surface, EG
is the bandgap energy and φCNL is the energy differ-
ence between the valence band and ECNL. φCNL (also
known as the branch point energy) of SiC and Ge are
reported31,32 as 1.44 and -0.28 respectively. At the sur-
face, the Fermi level will align with ECNL, if there is no
charge from within the space-charge region (QSC) that
requires neutralising, i.e. under homogeneous and in-
trinsic circumstances27. The charge in the space-charge
region is given as
QSC =
√
2εsNDq
(
Φ0B,n − VN
)
(3)
where εs is the permittivity of the semiconductor and
VN is the energy difference between the Fermi and con-
duction bands within the bulk. In practically all real
semiconductors, QSC 6= 0 and there will necessarily be
some deviation of the Fermi level from the CNL at the
surface to maintain the charge neutrality between QSC
andQGS . This interdependency leads to the combination
of Eq. 2 and 3,
qDGS
(
Φ0B,n + φCNL − EG
)
+
√
2εsNDq
(
Φ0B,n − VN
)
= 0.
(4)
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FIG. 8. The energy difference between the Fermi and Con-
duction levels at the semiconductor surface (Φ0B,n) plotted
against the density of surface states (DGS) in the SiC and Ge
of a n-type Schottky diode.
A rearrangement of Eq. 4 allows a plot of DGS against
Φ0B,n as seen in Fig. 8 for a n-type heterojunction diode.
The Fermi levels of both semiconductors can be seen to
be pinned at Φ0B,n = ECNL, when DGS is large. As
DGS tends to 0, the Fermi levels return to the their bulk
positions. The doping of the Ge is so great that the
quantity of surface states required to move the Fermi
level from its bulk position are greater than the amount
required to completely pin the SiC Fermi level at ECNL.
We therefore presume that the Ge remains unpinned at
its bulk position, helping to justify the assumption that
the degenerate Ge acts as a metal in these devices.
An unclear picture of the exact SBH makes the precise
determination of DGS and Φ0B,n impossible. Previous
work13, indicated that due to the inhomogeneous nature
of the interface, a two-dimensional array of varying SBH
will exist, and hence the SBH value extracted depends
on the measurement techniques and the analysis applied
to it. Taking the effective SBH of the two polycrystalline
diodes, 1.03 eV, and assuming that the Ge acts as a
metal, then Φ0B,n will be equal to the SBH minus VN,Ge,
thus Φ0B,n = 0.991 eV . Reading from Fig. 8, this equates
to a surface state density of DGS,SiC = 1.3× 1011 cm−2.
Fig. 8 and the above calculations equate DGS and
Φ0B,n, without involving any interfacial layer, separat-
ing the semiconductors. However, the absolute values
attained must be treated only as estimates due to the as-
sumptions made. The value of φCNL = 1.44 eV for the
bulk material of SiC is essential to determining where
the Fermi level is pinned. The source of this figure31,32
seems somewhat hazy, with the specific SiC polytype on
which this is based not mentioned. Another limiting fac-
tor is not knowing the exact SBH value, a problem that
could be overcome through Ballistic Electron Emission
Microscopy (BEEM), as has been done with other Schot-
tky barrier diodes36.
IV. CONCLUSIONS
n − n and p − n Ge/SiC heterojunction mesa diodes
have been fabricated and characterised. Physical anal-
ysis of the layers showed a marked improvement in the
surface quality after the Ge islands merge. Amorphous
layers made by low temperature deposition provide flat
surfaces, though this is at the expense of the forward
resistance which is very high. Higher temperature de-
position results in a poly-crystalline layer with a lower
on-resistance.
The differences in doping type were surprisingly few,
most likely due to the Fermi pinning phenomena. The
key difference lay in the crystal size formed at both low
and high temperature depositions. In both cases, the
AFM analysis proved that the p-type layers were rougher,
with bigger individual grain sizes. This translated to a
lower sheet resistance. This is attributed to the greater
ease at which the lighter, smaller Boron impurities can
be incorporated into the Ge lattice during deposition.
After front and back metallisation with Ni, the layers
were electrically tested, proving that the heterojunction
diodes behaved like conventional metal-semiconductor
Schottky diodes. Good ideality factors, specific for-
ward resistance, reverse leakage and breakdown proper-
ties, were witnessed aside problems usually faced at a
metal-semiconductor interface rather than a heterojunc-
tion. Current-voltage measurements at varying tempera-
ture proved that all the layers had two-dimensional fluc-
tuations in the SBH due to inhomogeneities at the het-
erojunction interface. C-V analysis and the SBH size
extracted from I-V analysis suggested strongly that in-
terface states were present at the surface causing Fermi-
level pinning throughout the bands. A simple model was
employed to quantify the concentration of interface states
at the surface.
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